

## SPECIFICATION

## TITLE OF THE INVENTION

Memory with Synchronous Bank Architecture

## 5 BACKGROUND OF THE INVENTION

## FIELD OF THE INVENTION

The present invention relates to a memory having a synchronous bank memory architecture.

## DESCRIPTION OF PRIOR ART

10 Synchronous multi-port memories can process read/write instructions in parallel. A multi-port memory has problems on area efficiency and arbitration for access conflicts. A multi-port bank memory has many 1-port memories with 1-port memory cells, referred to as banks, connected to the ports.

15 Because 1-port cells are used, an area occupied by the memory can be decreased if compared with a conventional memory with N-port cells. Two architectures, that is, crossbar memory architecture and hierarchical memory architecture (HMA), are developed for a multi-port bank

20 memory. In the crossbar multi-port memory, crossbar switches are provided between banks and ports. An HMA multi-port memory has a transition circuit between a port and N ports provided in each bank, row and column selectors for accessing one of the banks arranged in a matrix, and a

25 central conflict management circuit is operated in parallel

to the row and column selectors (for example, refer to H. J. Mattausch, Koji Kishi and Takayuki Gyohten, "Area-efficient multi-port SRAMs for on-chip data-storage with high random-access bandwidth and large storage capacity," IEICE Transactions on Electronics, Vol. E84-C, No. 3, p. 410, 2001, and H. J. Mattausch, "Hierarchical architecture for area-efficient integrated N-port memories with latency-free multi-gigabit per second access bandwidth," IEE Electronics Letters, Vol. 35, No. 17, pp. 1441-1443, 1999).

In a synchronous multi-port bank memory, in order to minimize access time, bit lines are precharged to a suitable voltage, and a sense amplifier is used conventionally. Memory access and the precharging of the bit lines are performed at different clock phases. For example, as shown in Fig. 1(a), the memory access is performed while clock signal  $ck="1"$ , and the precharging is performed while clock  $ck="0"$ . Therefore, a clock cycle time for the memory access (or memory access cycle time) consists of a sum of the precharging time and the memory access time, so that the clock cycle time becomes longer than the actual access time. However, in principle, it is desirable that the memory access cycle time is shortened to the memory access time.

25 SUMMARY OF THE INVENTION

An object of the invention is to shorten memory access cycle time in a synchronous bank memory.

In one aspect of the present invention, a synchronous multi-port bank memory comprises a plurality of first layer modules, each of which including a bank consisting of a plurality of 1-port memory cells and a port transition circuit between 1 port and N ports. A clock generator generates an internal clock signal and sends the internal clock signal to the first layer modules. Registers and buffers receive a read/write signal and an address signal from each of external ports, receive and send a data signal to and from each of the external ports, and receive and send a port block signal. An access conflict management circuit receives the address signals from the registers and buffers and generates the port block signal when an access conflict to a bank occurs. A bank column selector, arranged between the registers and buffers and the plurality of banks, receives the read/write signal and the address signal from the registers and buffers and the data signal from the registers and buffers or the plurality of banks, generates a bank column selection signal based on the address signal to output it to the plurality of banks. A bank row selector receives the address signal from the registers and buffers and generates a bank row selection signal based on the address signal to output it to the

plurality of banks selected by the bank row selection signal among the plurality of banks. The port transition circuit activates a bank among the plurality of banks based on the bank column selection signal and bank row selection 5 signal when no port block signal is outputted by the access conflict management circuit.

In a second aspect of the invention, a synchronous crossbar multi-port bank memory has a plurality of banks including a plurality of 1-port memory cells. A clock 10 generator generates an internal clock signal and sends the internal clock signal to the plurality of banks. Registers and buffers receive a read/write signal and an address signal from each of external ports, receive and send a data signal to and from each of the external ports, and receive 15 and send a port block signal. An access conflict management circuit receives the address signals from the registers and buffers and generates the port block signal when an access conflict occurs. A crossbar switching network is provided between the registers and buffers and 20 the plurality of banks. The crossbar switching network performs switching at cross points at a plurality of nodes, each of the nodes being located between a line connected to the ports and signal lines from the banks. The crossbar switching network receives the read/write signal and the 25 address signal from the registers and buffers and the data

signal from the registers and buffers or the plurality of banks, activates one of the cross points based on the address signal when no port block signal is outputted by the access conflict management circuit.

5       In a third aspect of the invention, a synchronous distributed crossbar multi-port bank memory has a plurality of banks including a plurality of 1-port memory cells. A clock generator generates an internal clock signal and sends the internal clock signal to the plurality of banks.

10      Registers and buffers receive a read/write signal and an address signal from each of external ports, receive and send a data signal to and from each of the external ports, and receive and send a port block signal. An access conflict management circuit receives the address signals from the registers and buffers and generates the port block signal when an access conflict occurs. A plurality of crossbar switching networks provided between the registers and buffers and a plurality of clusters into which the plurality of banks are divided, wherein each of the

15      plurality of crossbar switching networks performs switching at cross points at nodes, each of the nodes being located between lines connected to the ports and a signal line from each bank in a cluster. Each of the crossbar switching networks receives the read/write signal and the address signal from the registers and buffers and the data signal

20

25

from the registers and buffers or the plurality of banks, activates a cross point based on the address signal when no port block signal is outputted by the access conflict management circuit.

5       In a fourth aspect of the invention, a synchronous 1-port bank memory has a plurality of banks including a plurality of 1-port memory cells. A clock generator generates an internal clock signal and sends the internal clock signal to the plurality of banks. Registers and  
10      buffers receive a read/write signal and an address signal from each of external ports, receive and send a data signal to and from each of the external ports, and receive and send a port block signal. An access conflict management circuit receives the address signals from the registers and  
15      buffers and generates the port block signal when an access conflict occurs. A network is provided between the registers and buffers and the plurality of banks. The network receives the read/write signal and the address signal from the registers and buffers and the data signal  
20      from the registers and buffers or the plurality of banks, generates a bank selection signal when no port block signal is outputted by the access conflict management circuit, and activates the bank selected by the bank selection signal.

25      In a fifth aspect of the invention, a synchronous bank memory has a plurality of banks including a plurality of 1-

port memory cells. A clock generator generates an internal clock signal and sends the internal clock signal to the plurality of banks. Registers and buffers receive a read/write signal and an address signal from external ports, 5 receive and send a data signal to and from external ports, and receive and send a port block signal. A network is provided between the registers and buffers and the plurality of banks. The network receives the read/write signal and the address signal from the registers and 10 buffers, generates a bank selection signal to activate the bank selected by the bank selection signal. The fifth aspect is general and includes the first to fourth aspects of the invention.

In a sixth aspect of the invention, a synchronous 15 multi-port bank memory is accessed as mentioned below. The synchronous bank memory includes a plurality of banks each including a plurality of 1-port memory cells, a clock generator which generates an internal clock signal and sends the internal clock signal to the plurality of banks, 20 registers and buffers which receive a read/write signal and an address signal from each of the external ports, receive and send a data signal to and from each of the external ports, and a switching network provided between the registers and buffers and the plurality of banks. When a 25 clock cycle is started, the registers and buffers send the

read/write signal and the address signal to the switching network and send the address signals to the access conflict management circuit. The switching network generates a bank selection signal when a port block signal is not received 5 from the access conflict management circuit. A bank in the plurality of banks, all of which are in precharged state for read/write operation, is selected by the bank selection signal. Further, when the selected bank receives an internal clock signal from the clock generator, a memory 10 cell in the bank is accessed, and if read is instructed, the read data is sent to the port.

In a seventh aspect of the invention, a synchronous 1-port bank memory is accessed as mentioned below. The synchronous bank memory includes a plurality of banks each 15 including a plurality of 1-port memory cells, a clock generator which generates an internal clock signal, registers and buffers which receive a read/write signal and an address signal from an external port, receive and send a data signal to and from the external port, and a switching 20 network provided between the registers and buffers and the plurality of banks. When a clock cycle is started, the registers and buffers send the read/write signal and the address signal to the switching network. The switching network generates a bank selection signal. When the bank 25 selection signal is received, a bank, being in precharged

state for read/write operation, is selected by the bank selection signal. Further, when the selected bank receives an internal clock signal from the clock generator, a memory cell in the bank is accessed, and if read is instructed,  
5 the data is sent to the port.

An advantage of the present invention is that memory access cycle time can be shortened and power dissipation can be reduced in various synchronous bank memories such as HMA memory, crossbar memory and distributed crossbar memory,  
10 both for multi-port memories and for 1-port memories.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clear from the following description taken in conjunction with the preferred embodiments thereof with reference to the accompanying drawings, and in which:

Fig. 1 is a diagram for explaining an access to a bank-type memory;

Fig. 2 is a diagram for explaining a concept of multi-port bank memory;

Fig. 3 is a diagram on read and write operations according to the invention in a general bank memory;

Fig. 4 is a diagram on read and write operations in an HMA memory with an access technique of the invention;

25 Fig. 5 is a diagram of an HMA memory with static CMOS

gates;

Fig. 6 is a block diagram of a 1-to-N-port transition circuit with static CMOS gates;

Fig. 7 is a circuit diagram of a bank-enable controller circuit with static CMOS gates;

Fig. 8 is a circuit diagram of an active-address-connect circuit with static CMOS gates;

Fig. 9 is a circuit diagram of an active-data-connect circuit with static CMOS gates;

Fig. 10 is a diagram for showing HMA with dynamic CMOS gates;

Fig. 11 is a block diagram of a 1-to-N-port transition circuit with dynamic CMOS gates;

Fig. 12 is a circuit diagram of a bank-enable controller circuit with dynamic CMOS gates;

Fig. 13 is a circuit diagram of an active-address-connect circuit of a 1-to-N-port transition circuit with dynamic CMOS gates;

Fig. 14 is a circuit diagram of an active-data-connect circuit of a 1-to-N-port transition circuit with dynamic CMOS gates;

Fig. 15 is a diagram for showing a concept of a crossbar multi-port memory;

Fig. 16 is a diagram of a cross point;

Fig. 17 is a diagram on read and write operations in a

crossbar multi-port memory according to the invention;

Fig. 18 is a diagram for explaining a synchronous multi-port memory with bank structure and switching network like crossbar, bus system etc.;

5 Fig. 19 is a circuit diagram of an additional circuit at the side of a bank in a multi-port memory with crossbar switches of static CMOS gates;

Fig. 20 is a circuit diagram of another additional circuit at the side of a bank in a multi-port memory with  
10 crossbar switches of dynamic CMOS gates;

Fig. 21 is a diagram on a structure of a synchronous distributed crossbar type multi-port memory with static CMOS gates;

15 Fig. 22 is a circuit diagram on a structure of a synchronous distributed crossbar type multi-port memory with dynamic CMOS gates;

Fig. 23 is a circuit diagram of a central conflict management circuit;

20 Fig. 24 is a circuit diagram of a conflict detector in a central conflict management circuit with dynamic CMOS gates;

Fig. 25 is a circuit diagram of an access controller in a central conflict management circuit with dynamic CMOS gates;

25 Fig. 26 is a circuit diagram of an access controller

using a fair algorithm;

Fig. 27 is a circuit diagram of a NOR one-stage word line decoder in a bank;

Fig. 28 is a circuit diagram of a NAND two-stage word line decoder in a bank; and

Fig. 29 is a diagram for showing three circuit diagrams of latches for multi-port bank memories with dynamic CMOS gates.

#### 10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, wherein like reference characters designate like or corresponding parts throughout the several views, embodiments of the inventions are explained.

##### 15 (A) New Approach to Access for a Synchronous Bank Memory

In a multi-port bank memory, many 1-port memories called as banks are arranged and connected to a plurality of ports. In order to minimize access time in a conventional multi-port bank memory, bit lines are precharged to a suitable voltage, before a sense amplifier is activated in a bank.

Access to a synchronous bank memory according to the invention is explained below. When a clock cycle is started, as shown in Fig. 1(b), in a first half of the 20 clock cycle ( $ck="1"$ ), access just up to a word line driver

in a bank for a read/write operation as well as precharging for the bit lines in the bank to a suitable voltage are performed at the same time. That is, a memory access time is overlapped partly with a period for the precharging. In 5 a second half of the clock cycle ( $ck="0"$ ), word lines are activated in the bank for access following the access in the first half (access at lower level in the bank). Because a part of the memory access time is overlapped with the precharging period, the access cycle time in the memory 10 can be shortened effectively. This access approach can be applied to any bank memory operated synchronously with a clock signal.

Though the access at lower level in the bank is performed at the second half of the clock cycle in the 15 above-mentioned example, it is desirable in some cases to delay the access. Then, the bank may be accessed more generally with an internal clock signal generated at an appropriate timing relative to the start of a clock cycle. In this sense, though an internal clock generator generates 20 an inverted clock signal  $ckq$  in various embodiments to be explained later, the internal clock signal is not limited to the inverted clock signal  $ckq$ .

First, an application to a multi-port bank memory is explained. Fig. 2 shows a concept of a multi-port bank 25 memory which includes many bank structures having 1-port

banks 100 and a switching network 102 connecting them to a plurality of ports.

The 1-port memory banks 100 are arranged in a two-dimensional matrix. Each 1-port memory bank 100 consists of conventional 1-port memory cells (including dynamic random access memory (DRAM) cells and static random access memory (SRAM) cells). A 1-port memory bank 100 has an area for 1-port memory cells arranged in a matrix, a column selector and a read/write circuit and a row selector. 10 Further, it includes a word line driver and a sense amplifier for the area for 1-port memory cells (not shown). A 1-port memory cell is connected to a word line and a pair of bit lines. When a lower address (address for a 1-port memory cell) and data are inputted to a 1-port bank 100, a 15 corresponding memory cell is selected, and a read/write operation is performed according to a read/write signal.

When a clock cycle is started, registers/buffers 104 receive address signal "A", data signal "D", read/write signal R/W and sends a port block signal PB to the external. 20 (The suffix "n" of the signal names means that the signals are sent to or received from the n-th port.) The switching network 102 has port transition circuits for transition between 1-port and N-ports for address and for data, and a bank decoder which selects a bank based on an higher 25 address signal. The switching network 102 generates a bank

selection signal S based on a signal received from the registers/buffers 104, sends address signal "A", read/write signal R/W and bank selection signal "S" to the 1-port bank 100 and reads data D from or writes data D to the bank 100 according to the read/write signal R/W. Further, an access conflict management circuit 106 generates a port block signal PB when it decides that an access conflict condition happens based on access information from the registers/buffers 104, and sends the port block signal PB to the switching network 102 and registers/buffers 104. Further, an internal clock generator 108 generates an inverted clock signal ckq of the external clock signal ck as an internal clock signal, sends the clock signal ck to the registers/buffers 104 and the clock signals ck and ckq to the banks 104. (In this specification, "q" at the last of a signal name represents a negative logic signal.)

The switching network 102 has a various structure, classified largely into completely non-blocking networks wherein access conflict conditions do not occur outside the banks, and blocking networks wherein access conflict conditions may occur outside the banks. The access approach of the invention can be applied to both types of the switching network 102. Further, it can be applied to two types of multi-port bank memory architectures of hierarchical memory architecture and crossbar memory

architecture, and to a distributed crossbar architecture and an architecture having a network other than a crossbar. The examples will be explained below.

Fig. 3 shows read and write operations according to 5 the invention in the general bank memory shown in Fig. 2. A part of access time is hidden by access arbitration and port/bank selection performed simultaneously with the precharging for the bank. Then, the memory access cycle time can be shortened.

10 In the case of read, in the first half of a clock cycle ( $ck="1"$ ), a bank 100 is selected in the switching network 102, decoding is performed in the bank 100 and the precharging is performed for the bank 100. That is, an input signal is sent in parallel to the switching network 15 102 and to the registers/buffers 104. The bank decoding and 1-to-N-port transition is performed in the switching network 102, and the decoder is operated in the bank 100.

Next, in the second half of the clock cycle ( $ck="0"$ ), 20 access (read) is performed in the bank 100, and the data is sent to the port 100. In the bank 100, the word line is activated according to clock signal  $ckq$  by the word line driver, and the bit line selector and the sense amplifier for the 1-port cell area are activated. A data read from 25 the memory cell is sent through the port transition circuit (for data), the data bus, and an output circuit in the

registers/buffers 104 to an external port.

In the case of write, when a clock signal is supplied, in the first half of a clock cycle (ck="1"), bank selection in the switching network 102 and decoding and precharging 5 in the bank 100 are performed, similarly to the case of read. Further, the data to be written is sent through the registers/buffers 104 and the 1-to-N-port transition circuit (for data) to the bank 100.

Next, in the second half of the clock cycle (ck="0"), 10 the word line driver is activated in the bank for access to the bank 100 to write the data to the 1-port cell area.

So far, a multi-port bank memory is explained above. However, a 1-port bank memory is also realizable by using a switching network as shown in Fig. 1, but in this case the 15 switching network does not need a port-transition function. (In order to avoid iteration of the explanation, the description and drawings therefor are omitted here.) Therefore, the access technique according to the invention can also be applied to a 1-port bank memory. Further, 20 needless to say, the conflict management circuit 106 is omitted for the 1-port bank memory. Therefore, a general 1-port bank memory consists of a plurality of banks each having 1-port memory cells, similarly to an N-port bank memory. When a register receives an internal clock signal 25 generated by a clock generator, it receives or sends a

read/write signal, an address signal and a data signal from or to an external port. A network circuit is provided between the register and the banks. It receives a read/write signal and an address signal from the register 5 to generate a bank selection signal to active the selected bank and sends the clock signal received from the clock generator to the bank. Thus, the synchronous bank memory includes a plurality of banks each including a plurality of 1-port memory cells, a clock generator which generates an 10 internal clock signal, registers and buffers which receive a read/write signal and an address signal from an external port, receive and send a data signal to and from the external port, and a switching network provided between the registers and buffers and the plurality of banks. The 15 synchronous 1-port bank memory is accessed as follows. When a clock cycle is started, the registers and buffers send the read/write signal and the address signal to the switching network. The switching network generates a bank selection signal. When the bank selection signal is 20 received, a bank, being in precharged state for read/write operation, is selected by the bank selection signal. Further, when the selected bank receives an internal clock signal from the clock generator, a memory cell in the bank 25 is accessed, and if read is instructed, the data is sent to the port.

(B) Application to a Synchronous Hierarchical Multi-Port Memory Architecture

A synchronous hierarchical multi-port memory architecture (hereinafter referred to as HMA) is a multi-port memory architecture having a non-blocking network (H. J. Mattausch, Koji Kishi and Takayuki Gyohken, "Area-efficient multi-port SRAMs for on-chip data-storage with high random-access bandwidth and large storage capacity," IEICE Transactions on Electronics, Vol. E84-C, No. 3, p. 410, 2001). Fig. 5 shows a structure of an HMA memory with static CMOS gates. The HMA memory has first layer modules 200, a bank column selector 206, a bank row selector 208 and a central conflict management circuit 210. A first layer module 200 includes a 1-to-N-port transition circuit 202 between 1-port and N-ports and 1-port banks 204. The 1-port bank 204 has a 1-port memory cell area, a column selector/read-and-write selector, and a row selector, and, similarly to the 1-port bank shown in Fig. 2, includes a word line driver and a sense amplifier for the 1-port memory cell area. The first layer modules 200 are arranged in a two-dimensional matrix wherein 1-port memory cells are contained. A bank column selector 206 and a bank row selector 208 generate bank selection signals CS and RS to select a bank in the column direction and in the row direction, respectively. Further, an internal clock

generator 214 generates internal clock signals  $ck$ ,  $ckq$  based on the global clock signal and sends them to the registers/buffers 212, central conflict management circuit 210 and first layer modules 200. The registers/buffers 212 receive address signal  $A$ , data signal  $D$  and read/write signal  $R/W$  from an external port (port number  $n = 1, 2, \dots, N$ ) and sends higher bits of the address signal on the bank address to the central conflict management circuit 210. Further, the registers/buffers 212 send the read/write signal to the first layer modules 200.

The bank row selection signal  $RS_n$  and column selection signal  $CS_n$  generated by the bank row selector 208 and bank column selector 206 are obtained by decoding higher  $m_2$  bits in the address received from each port in correspondence to the bank address. A bank 204 is selected by both of  $RS_n$  and  $CS_n$  to read/write data  $D_n$  of the port  $n$ , where  $n$  denotes a port number. The data  $D_n$  is read or written from or to the bank according to the read/write signal  $R/W$ .

Because access to the same bank in the same cycle is limited to one port, access conflict condition happens when a plurality of ports access the same bank simultaneously. The central conflict management circuit 210 compares bank addresses from the ports, and if it decides that a conflict condition happens, it sends a port block signal  $PB_n$  through the registers/buffers 212 to the external ports.

Inside the bank column selector 206, buffers ( $D_n(1)$ ,  $D_n(2)$ , ...,  $D_n(C)$ ) for sending data are provided for each column. Then, gate/line capacitance on the buffer  $D_n$  is decreased, and this enhances the processing speed in the 5 bank column selector 206. Further, by driving the only one driver for the selected bank column, the power dissipation can be decreased efficiently.

Characteristics of the architecture of the HMA memory are that the output signal  $PB_n$  of the central conflict 10 management circuit 210 is sent to the 1-to-N-port transition circuit 202, and that the inverted clock signal  $ckq$  is also sent to the transition circuit 202. Because the output signal  $PB_n$  is received by the transition circuit 202, the bank selection and the access conflict management can be 15 processed in parallel, and this is advantageous for high speed processing. Further, by generating bank-internal clock signal  $CK_{int}$  based on the inverted clock signal  $ckq$ , only one decoder in the selected bank is activated, so that the power dissipation can be decreased effectively.

20 Fig. 4 shows read and write operations in an HMA memory according to access process of the invention. A part of the access time for a multi-port memory is concealed by overlapping the precharging in the bank with the arbitration of access conflict and the selection of bank and port. Thus, 25 memory access cycle time can be shortened.

In the case of read, when a clock signal is supplied, in the first half of a clock cycle ( $ck="1"$ ), a bank is selected in the bank row selector 208 and bank column selector 206, the decoding is performed in the first layer module 200, and precharging is performed in a 1-port bank 204. That is, input signals to the registers/buffers 212 are sent to the bank row selector 208, to the bank column selector 206 and to the arbiter 210 in parallel, the bank decoding is performed in the bank row selector 208 and bank 10 column selector 206, and the port transition (for address) is performed in the 1-to-N-port transition circuit. Further, a decoder is operated in the 1-port bank 204.

Next, in the second half of the clock cycle ( $ck="0"$ ), access (read) in the 1-port bank 204 and data transmission 15 to the port is performed. In the 1-port bank 204, the word line driver activates the word line, and bit line selector and sense amplifier are also activated. The data read from a memory cell is sent to the external port through the 1-to-N-port transition circuit (for data) 202, the data bus, the 20 bank column selector 206 and an output circuit in the registers/buffers 212.

In the case of write, when a clock signal is supplied, in the first half of a clock cycle ( $ck="1"$ ), the bank is selected in the bank row selector 208 and the bank column 25 selector 206, the decoding is performed in the first layer

module 200, and the precharging is performed in the 1-port bank 204, similarly to the case of read. Further, the data written to the memory cell is sent to the 1-port bank 204 through the registers/buffers 212, the bank column selector 206, and the transition circuit (data) 202 between 1 port and N ports.

Next, in the second half of the clock cycle ( $ck="0"$ ), access (write) to the 1-port bank 204 is performed. That is, in the 1-port bank 204, the data driver is activated to write the data to the 1-port cell area.

Next, the transition circuit 202 for transition between 1 port and N ports is explained. As shown in Fig. 6, it has an active-address-connect circuit 2020 for address switching, an active-data-connect circuit 2022 for data switching and a bank-enable controller 2024 for controlling them. The bank-enable controller 2024 receives inverted clock signal  $ckq$  and port block signal  $PB_n$ .

As shown in Fig. 7, the bank-enable controller 2024 generates address switch enable signal  $SA_n$  and precharge control signal  $SA_{pre}$  for address lines in the active-address-connect circuit 2020, according to read/write signal  $R/W_n$ , row and column selection signals  $RS_n$ ,  $CS_n$  and port block signal  $PB_n$  for each port, and sends the generated signals to the active-address-connect circuit 2020. Further, it generates read access enable signal  $SR_n$ , write access enable

signal  $SW_n$  and precharge control signal  $SW_{pre}$  for data lines in the active-data-connect circuit 2022, and sends the generated signals to the active-data-connect circuit 2022. Still further, it generates read enable signal  $R_{int}$ , write 5 enable signal  $W_{int}$ , and control clock signal  $CK_{int}$  in the bank. Characteristics of the bank-enable controller 2024 are that the port block signal  $PB_n$  is taken into account to generate the various signals and that the control clock signal  $CK_{int}$  in the bank, for controlling bank-internal bit-line 10 precharge and decoder, is generated based on the inverted clock signal  $ckq$ .

When both of the row and column selection signals  $RA_n$  and  $CS_n$  and the port block signal  $PB_n$  of port  $n$  are "1", the address switch enable signal  $SA_n$  is outputted to activate 15 the active-address-connect circuit 2020, active-data-connect circuit 2022, and the bit line decoder, word line decoder and read/write unit in the bank. Otherwise, all switch enable signals  $SA_n$  are "0", and all the circuits in the bank are disabled. The precharge control signal  $SA_{pre}$  is 20 outputted when the respective bank is selected for any one of the ports  $n$  (or when both row and column selection signals  $RA_n$  and  $CS_n$  are "1") and stops precharging of the address lines in the active-address-connect circuit 2020.

The read access enable signal  $SR_n$  or write access 25 enable signal  $SW_n$  is outputted according to read/write

signal  $R/W_n$  when the respective bank 204 is selected. The precharge control signal  $SW_{pre}$  is also outputted when the respective bank is selected for switching and stops precharging of the data lines in the active-data-connect circuit 202.

The control clock signal  $CK_{int}$  is the inverted clock signal  $ckq$  outputted when one of the banks 204 is selected. Further, the read enable signal  $R_{int}$  and write enable signal  $W_{int}$  are outputted when the read access enable signal  $SR_n$  or 10 write access enable signal  $SW_n$  and the control clock signal  $CK_{int}$  in the bank are outputted. Because the output  $PB_n$  of the central conflict management circuit (arbiter) 210 is sent to the 1-to-N-port transition circuit 202, the bank selection and the arbitration of access conflicts can be 15 processed in parallel, and this is advantageous for high speed operation. Further, by generating the clock signal  $CK_{int}$  in the bank based on the inverted clock signal  $ckq$ , a decoder only in the selected bank is activated, and the precharging only in the selected bank is stopped, and this 20 is advantageous for lower power dissipation.

As shown in Fig. 8, the active-address-connect circuit 2020 sends the address  $A_n$  of a port  $n$ , to which the address switch enable signal  $SA_n$  enables access, to the word line decoder and bit line selector in the bank. It has NMOS 25 transmission gates with a small area as a switch controlled

with address switch enable signal  $SA_n$  to output a signal to be sent through a global wiring (second layer) to the bank. Thus, the capacitance of the global wiring can be decreased, and this is advantageous for higher speed operation and for 5 lower power dissipation. Further, two inverters connected in series and two PMOS transistors, one operated with the signal after the first inverter and the other operated with the precharge control signal  $SA_{pre}$ , are provided as a keeper and a precharge circuit at the side of the bank.

10 Similarly, the active-data-connect circuit 2022 shown in Fig. 9 receives read access enable signal  $SR_n$  and write access enable signal  $SW_n$  for each port  $n$  to connect the data signal line  $D_{int,out}$  or  $D_{int,in}$  to the data line  $D_n$  of the port  $n$  of which access is enabled. When data is written, an NMOS 15 transmission gate of small area is operated according to the write access enable signal  $SW_n$ . Further, two inverters connected in series and two PMOS transistors, one operated with the signal after the first inverter and the other operated according to the precharge control signal  $SW_{pre}$ , are provided as a keeper and a precharge circuit at the side of data signal line  $D_{int,in}$  (or data read) in the bank. When data is outputted, a tri-state buffer is operated according to the write access enable signal  $SW_n$  to connect the data signal line  $D_{int,out}$  in the bank to the data line of the port. 20 25 As mentioned above, a section for data write is separated

from that for data read.

Fig. 10 shows a synchronous HMA memory with dynamic CMOS gates. Dynamic CMOS gates are used to operate a synchronous circuit at a higher speed in a high performance circuit. A difference thereof from the circuit with static CMOS gates (Fig. 5) is that global clock signal  $ck$  is received by a central conflict management circuit 310 and a 1-to-N-port transition circuit 302 so that the dynamic circuits and the latches are controlled by the global clock signal.

An HMA memory with dynamic CMOS gates has first layer modules 300, a column bank selector 306, a row bank selector 308 and a central conflict management circuit 310, similarly to the HMA memory with static CMOS gates shown in Fig. 5. A first layer module 300 includes the transition circuit 302 between 1-port and N-ports (1-to-N-port transition circuit) and a 1-port bank 304. The first layer modules 300 are arranged in a two-dimensional matrix. The column bank selector 306 and the row bank selector 308 are used to select a bank in the column direction and in the row direction, respectively. Further, an internal clock generator 314 and registers/buffers 312 are provided. The internal clock generator 314 generates internal clock signals  $ck$  and  $ckq$  based on the global clock signal and sends them to the registers/buffers 314, the central

conflict management circuit 310 and the first layer modules 300. The registers/buffers 312 receive address signal A, data signal D and read/write signal R/W from the external ports and send the signals D, R/W and an address port for 5 bank address (higher bits) to the column bank selector 306. It also sends the part for bank address (higher bits) in the address signal A to the central conflict management circuit 310 and the row bank selector 308. The registers/buffers 312 send the read/write signal R/W and a part for bank- 10 internal access (lower bits) in the address signal A to each of the first layer modules 300. The bank 304 in the first layer module 300 includes a word line driver, a bit line selector, a sense amplifier and 1-port memory cells. The row bank selector 308 and the column bank selector 306 15 generate a row bank selection signal RS<sub>n</sub> and a column bank selection signal CS<sub>n</sub> by decoding the higher bits of bank address (m<sub>2</sub> bits) in the address signal A received from each port. A bank 304 selected by the row and column bank selection signals RS<sub>n</sub> and CS<sub>n</sub> is accessed. The data D is 20 read from or written to the bank 304 according to read/write signal R/W.

Fig. 11 shows the 1-to-N-port transition circuit 302. It includes an active-address-connect circuit 3020 for switching an address, an active-data-connect circuit 3022 25 for switching a data, and a bank enable circuit 3024 for

controlling them. This port transition circuit with dynamic CMOS gates is different from that transition circuit with static CMOS gates in that the global clock signal  $ck$  is inputted for controlling the dynamic circuits and the latch circuits. The bank enable circuit 3024 receives the global clock signal  $ck$  besides the inverted clock signal  $ckq$  and the port block signal  $PB_n$ . The active-address-connect circuit 3020 and the active-data-connect circuit 3022 receive the clock signal  $ck$ .

Similarly to the bank enable circuit 2024 shown in Fig. 7, the bank-enable controller 3024 shown in Fig. 12 generates address switch enable signal  $SA_n$  and a precharge control signal  $SA_{pre}$  for the address lines in the active-address-connect circuit 3020, based on read/write signal  $R/W_n$ , row and column selection signals  $RS_n$ ,  $CS_n$  and the port block signal  $PB_n$  for each port, and sends the generated signals to the active-address-connect circuit 3020. Further, it generates read access enable signal  $SR_n$ , write access enable signal  $SW_n$ , and precharge control signal  $SW_{pre}$  for data lines in the active-data-connect circuit 3022, and sends the generated signals to the active-data-connect circuit 3022. Still further, it generates read enable signal  $R_{int}$ , write enable signal  $W_{int}$ , and control clock signal  $CK_{int}$  in the bank. It is especially effective that a multi-input gate, such as a dynamic OR gate used in circuits

for generating the read enable signal  $R_{int}$  or write enable signal  $W_{int}$ , is fabricated as a dynamic CMOS gate.

Similarly to the active-address-connect circuit 2020 shown in Fig. 8, the active-address-connect circuit 3020 shown in Fig. 13 sends an address of the port enabled with the address switch enable signal  $SA_n$  to the word line decoder. The active-address-connect circuit 3020 has an NMOS transmission gate of a small area as a switch for controlling a signal to be sent from the global wiring (second layer) to a bank. Thus, the capacitance of the global wiring can be decreased, and this is advantageous for higher speed operation and for lower power dissipation. Further, for the precharge circuit, two inverters connected in series and two PMOS transistors, one operated with the signal after the first inverter and the other operated with the precharge control signal  $SA_{pre}$ , are provided at the side of the bank.

Similarly, the active-data-connect circuit 3022 shown in Fig. 14 receives read access enable signal  $SR_n$  and write access enable signal  $SW_n$  for each port to connect the data signal line  $D_{int,out}$  or  $D_{int,in}$  in the bank to the data line  $D_n$  of the port to which access is enabled. A circuit for sending data to the 1-port memory is separated from a circuit for sending a data to a column selector. Similarly to the active-address-connect circuit 3020, the active-data-

connect circuit 3022 has an NMOS transmission gate of a small area as a switch for controlling a signal to be sent from the global wiring (second layer) to a bank. Further, the precharge circuit and the latch circuits controlled with 5 the external clock ck are provided at the side of data to be written.

A difference of these circuits from those shown in Figs. 7-9 is that latch circuits are used. The latch circuit is operated with the clock signal ck to latch the data when the 10 dynamic gate enters to a precharge period. Therefore, latch circuits can be set at positions selected rather freely, except that the position of a latch circuit depends on the positions of the dynamic gates (or a dynamic gate cannot be positioned in the downstream side of a latch). Based on the 15 positions of the latch circuits, the processing to be overlapped in the precharge period of the banks is determined. It is to be noted that the number of the latch circuits and the electric power dissipation have a trade-off relationship between them.

20 (C) Application to a Synchronous Crossbar Multi-port Memory

A memory using a crossbar switching network for the switching network 102 in the multi-port memory shown in Fig. 2 is called as crossbar multi-port memory. The crossbar switching network is a non-blocking network, and access 25 conflict does not occur outside the bank.

Fig. 15 shows a structure of a crossbar multi-port memory. A plurality of 1-port banks 400 are connected through a crossbar switching network 402 to one of N ports. A cross point in a crossbar switching network 402 is a circuit for switching between the ports and the banks 400, so that the number thereof is equal to the number of the ports for each bank. Further a portion 406 including cross points for a 1-port bank 400 performs transition between a port and N ports, similarly to the 1-to-N-port transition circuit in the HMA memory. Further, similarly to the multi-port memory shown in Fig. 2, buffers, a conflict management circuit and an internal clock generator (not shown) are provided for the functions mentioned above.

In an example shown in Fig. 16, the cross point 404 includes tri-state buffers, a controller and a bank decoder. The tri-state buffers pass lower bits of address  $A_n$ , data  $D_n$  and generates a read/write enable signal R/W according to enable signals EN, ENq activated according to the bank address of the higher bits of  $A_n$ , read/write enable signal R/W<sub>n</sub> and port block signal PB<sub>n</sub>.

Fig. 17 shows read and write operations according to the access process in the crossbar multi-port memory shown in Fig. 15. In the precharge period in the banks 400, the arbitration for access conflict condition and the selection of the bank and the port are overlapped, so that the memory

access cycle time can be shortened.

In the case of read, in the first half of a clock cycle (ck="1"), a bank is selected in the crossbar switching network 402, decoding is performed in the bank 400, and precharging is performed in the bank 400. That is, input signals for the registers/buffers are sent in parallel to the switching network 402, and the bank decoding and 1-to-N-port transition (for address) is performed at cross points, and the decoder is operated in the bank 400.

Next, in the second half of the clock cycle (ck="0"), access (read) is performed in the bank 400, and data is sent to a port. In the bank 400, a word line is activated by a word line driver, and a bit line selector and a sense amplifier for the 1-port cell area are activated. A data read from memory cells are sent through the cross point (for data) in the crossbar switching network 402, data bus, and output circuit in the registers/buffers 104 to the external port.

In the case of write, when a clock signal is supplied, in the first half of a clock cycle (ck="1"), bank selection in the switching network, and decoding and precharging in the bank 400 are performed, similarly to the case of read. Further, the data to be written is sent in parallel through the registers/buffers 404 and the cross point in the switching network 402 to the bank 400.

Next, in the second half of the clock cycle ( $ck="0"$ ), access (write) in a bank 400 is performed. That is, a data driver is activated in the bank 400 to write data to the 1-port cell area.

5       Dynamic CMOS gates may be used for a synchronous multi-port bank memory other than the HMA memory and the crossbar multi-port memory. Fig. 18 shows an example of such a memory. A difference of this structure from that shown in Fig. 2 is only that the clock signal  $ck$  is received for  
10      dynamic CMOS gates in the crossbar switching network 502. In the memory shown in Fig. 18, a 1-port bank 500, a switching network 502, registers/buffers 504, a central conflict management circuit 506 and an internal clock generator 508 are similar to the counterparts in the memory  
15      shown in Fig. 2 except that the clock signal  $ck$  is inputted to the switching network 502.

As mentioned above, cross points in the crossbar multi-port memory are equivalent to a 1-to-N-port transition circuit in the HMA memory, when each bank is considered.  
20      Therefore, the 1-to-N-port transition circuit shown in Figs. 6 - 9 and the 1-to-N-port transition circuit shown in Figs. 11 - 14 for the HMA memory may be used. Further, additional circuits are needed for sending and receiving data for the banks. Figs. 19 and 20 show the additional circuits when  
25      static CMOS gates are used and when dynamic CMOS gates are

used for the cross points, respectively. In the circuit shown in Fig. 20, positions of latch circuits are set rather freely, similarly to the HMA memory, and, according to the positions of the latch circuits, the processing to be 5 overlapped with the precharge period is determined. (In the case of a 1-port HMA memory, an AND output of the column and row selection signals CS and RS may be outputted instead of the signal S.)

(D) Application to Synchronous Distributed Crossbar Multi-  
10 Port memory

A distributed crossbar multi-port memory corresponds to a structure wherein the crossbar in the crossbar multi-port memory is divided into clusters of the banks. If the clusters are divided in the unit of one bank, it has the 15 equivalent structure as the HMA memory. Therefore, the distributed crossbar memory may be taken to have a multi-port memory structure intermediate between the crossbar and HMA memories.

Figs. 21 and 22 show structures of distributed crossbar 20 multi-port memories with static CMOS circuits and with dynamic CMOS circuits, respectively. In the examples of the crossbar switching networks, the banks are divided in clusters for each column. The distributed crossbar multi-port memories may have similar circuits to the crossbar 25 multi-port memory.

A distributed crossbar multi-port memory with static CMOS gates shown in Fig. 21 has 1-port banks 600, crossbar switching networks 602, a bank selector 604 and a central conflict management circuit 606. The banks 600 are divided 5 into rows, and banks 600 in each bank group are connected to a crossbar switching network 602. An output signal  $RS_n$  of the bank selector 604 is sent to a relevant crossbar switching network 602. Further, an internal clock generator 608 and registers/buffers 610 are provided. The internal 10 clock generator 608 generates an internal clock signal  $ckq$  and supplies it to the banks 600. The registers/buffers 610 receive address signal A, data signal D and read/write signal R/W from the external ports and sends them to the crossbar switching networks 602. Further, it sends a part 15 for bank address (higher address) in the address signal A to the central conflict management circuit 606 and to the bank selector 604. The registers/buffers 610 send the read/write signal R/W to a relevant crossbar switching network 602. The bank 602 includes a word line driver, a bit line driver, 20 a sense amplifier and 1-port memory cells. Data  $D_n$  is read from or written to the bank 600 according to the read/write signal R/W.

In a distributed crossbar multi-port memory with dynamic CMOS gates shown in Fig. 22, 1-port banks 700, 25 crossbar switching networks 702, a bank selector 704, a

central conflict management circuit 706, an internal clock generator 708 and registers/buffers 710 have similar structures as the counterparts in the distributed crossbar multi-port memory with static CMOS gates shown in Fig. 21. 5 However, because the dynamic CMOS gates are used, the clock signal ck is supplied to the 1-port banks 700 and to the crossbar switching networks 702.

In the distributed crossbar multi-port memories shown in Figs. 21 and 22, the crossbar switching networks 602, 702 10 are provided for two-dimensional arrangement of the banks. A crossbar switching network 602, 702 is connected to a row of banks 600, 700, and a bank selector 604, 704 sends a selection signal to the crossbar switching network 602, 702. Further, a cluster arrangement in three or more dimensions 15 is generally possible. For example, as to the crossbar switching networks 602, 702 and a column of banks 600, 700, 1-to-N-port transition circuits may be provided for each bank for two-stage decoding. Then, a layout for each wiring design is realized. The decoding may be performed in three 20 or more stages, and this will decrease the number of transistors.

(E) Central Conflict management and Word Line Decoder  
Including Dynamic CMOS Gates and Latch Circuits

A central conflict management circuit and a word line decoder with dynamic CMOS gates are explained below which 25

can be used for all synchronous multi-port bank memories. In a synchronous multi-port bank memory, the word line decoder and the central conflict management circuit with static CMOS gates may also be used (N. Omori and H. J. 5 Mattausch, "Compact central arbiters for memories with multiple read/write ports", Electronics Letters, Vol. 34, No. 13, pp. 811-813, 2001).

As shown in Fig. 23, the central conflict management circuit includes a detector which compares all combinations 10 between the ports to generate access conflict detection signal  $C_{i,j}$  and an access controller which generates signal  $PB_i$  for blocking  $i$ -th port based on signals  $C_{i,j}$ . It is to be noted that the port block signal  $PB_i$  is set to "0" when an access conflict happens.

15 Figs. 24 and 25 show conflict detector and access controller circuits with dynamic CMOS gates according to the invention, respectively. They have simple circuit structures. The number of ports can be expanded. They 20 occupy a small area and can be operated at a higher speed than circuits with static CMOS gates.

The central conflict detection circuit shown in Fig. 24 uses a multi-input EXNOR gate with dynamic CMOS gates. Because the inverted signal  $A_{qi}$  of the input address signal  $A_i$  is already generated by the decoder in the bank selector, 25 the generation of  $A_{qi}$  is not an overhead. The output signal

$C_{i,j}$  becomes "0" if input signal  $A_i = A_j$ , otherwise it is "1".

Further, the access controller shown in Fig. 25 is used for a port-important-hierarchy (PIH) algorithm which gives priority to a smaller port number  $i$  ((N. Omori and H. J. Mattausch, "Compact central arbiters for memories with multiple read/write ports", Electronics Letters, Vol. 37, NO. 13, pp. 811-813, 2001)). The controller performs an OR operation for the output signal  $C_{j,j}$  of the central conflict management circuit and the port disable signal  $PEq_i$  and an AND operation on all the results of the OR operations. By using  $PEq_i$ , access conflict due to a port not accessed actually can be prevented. The control based on  $PEq_i$  may be realized with static CMOS gates by receiving the result of the AND operation of the output signal  $C_{i,j}$  and the port disable signal  $PEq_i$  as an input signal for the access controller.

Fig. 26 shows an access controller which adopts a fair algorithm (refer to N. Omori and H. J. Mattausch, "Compact central arbiters for memories with multiple read/write ports", Electronics Letters, Vol. 37, NO. 13, pp. 811-813, 2001). For fair algorithm, two types of the PIH access controllers for giving priority to a bank of a smaller port number and to a bank of a larger port number are provided, and one of the outputs of the PIH access controllers is selected. Thus, the circuit used in Fig. 5 for the OR

operation on the output signal  $C_{i,j}$  of the central conflict detection circuit and the port disable signal  $PEq_i$  and the AND operation on all the results of the OR operation may be used in this circuit.

5        When static CMOS gates are used in the port transition circuit and dynamic CMOS gates are used in the central conflict management circuit, it is necessary to latch the output signal  $PB_i$  for an evaluation period. Then, it is needed to add a latch circuit at the output node of the  
10      signal  $PB_i$ .

15      Figs. 27 and 28 show examples of a word line decoder in a bank used in this invention. Fig. 27 shows NOR gates in a one stage word line decoder, while Fig. 27 shows a device having NOR gates in a word line decoder with a plurality of stages (two stages). In the latter, the number of  
20      transistors can be reduced by adopting the multi-stage structure. In the word line decoder, the output becomes "0" in the precharge period for the bank.

25      Fig. 29 shows examples of a latch circuit with dynamic CMOS gates. Fig. 29(a) shows a latch with static CMOS gates, while Figs. 29(b) and (c) show dynamic latch circuits which use charges at the storage node.

Although the present invention has been fully described in connection with the preferred embodiments thereof with  
25      reference to the accompanying drawings, it is to be noted

that various changes and modifications are apparent to those skilled in the art. Such changes and modifications are to be understood as included within the scope of the present invention as defined by the appended claims unless they 5 depart therefrom.